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Abstract
This paper presents the design of a Programmable Asynchronous Modulator (PAM) with field control of resolution and
power. A novel variable hysteresis Schmitt Trigger (ST) is used for external programmability. Asynchronous Sigma-Delta
Modulator (ASDM) implementation with external control voltages is proposed to supervise the resolution and power.
This architecture with reduced circuit complexity considerably improves the earlier realizations by eliminating multiple
current sources as well switched capacitor circuits and results in power saving up to 87 %. Proposed PAM design
demonstrates an improved SNDR of 115 dB, DR of 96 dB, and power consumption below 280 μW. It illustrates Effective
Number of Bits (ENOB) to 18.81 and Figure of Merit (FoM) to 0.15 fJ/conversion step. Modulator is implemented in
Cadence UMC Hspice 0.18 μm CMOS analog technology. Off-chip PAM control for resolution/power performance has
potential applications in battery operated ultra low power applications like IoT; where ADC is one of the major power
consuming components. It offers the promise for an efficient performance with power saving.
Keywords: Asynchronous circuit, Sigma-Delta Modulator, Schmitt-Trigger, Tunable hysteresis, CMOS analog technology
1 Introduction
With CMOS technology scaling, circuit implementation
faces various challenges in integrating analog and mixed
signal circuits. Reduced dimensions with low power, im-
pacts negatively on analog and mixed-signal circuit perfor-
mances. Particularly; transistors at non-optimal operating
points, leak the currents through transistor gates. It leads
to reduced input voltage swings and nonlinearity; during
analog signal processing. Additional implementation chal-
lenges are imposed when analog and mixed signal pro-
cessing functions must coexist with digital circuits. The
switching noise from digital circuitry may couple into the
analog blocks; thus corrupting the analog information [1].
With nano-scale technology, the major thrust is on de-
sign with reduced analog circuits; making Sigma-Delta
Modulator (SDM) as one of the most popular architectures
for ADC. SDM implementation is less sensitive to analog
circuit imperfections due to reduced design complexity,
oversampling and noise shaping techniques [2]. This inex-
pensive system also meets the constraints like compact de-
sign, minimum power, less noise and reduced conversion
time. SDM performance can be further improved for power
reduction by using asynchronous sampling technique.
ADCs using synchronous modulators, sample the input
with minimum Nyquist rate decided by the maximum sig-
nal variation. As a result, most of the power is wasted; in
signal processing terms, the signal is non-stationary and
therefore the optimal sampling rate should be adapted
based on the signal characteristics [3]. As many real-world
signals vary irregularly, and asynchronous circuit pro-
cesses only these relevant brief periods. It reduces the cir-
cuit activity and thus the dynamic power consumption.
Also, the asynchronous modulator implementation is
clockless and eliminates clock jitter as well the high-
frequency injection problems. Since the restrictions im-
posed by a regular clock are not present in Asynchronous
Sigma-Delta Modulator (ASDM), the requirements on the
settling (bandwidth) and slew rate of the op-amps are sig-
nificantly reduced [4]. Compared to synchronous modula-
tors, it has other advantages like low susceptibility to
Electro Magnetic Interferences (EMI), immunity to meta-
stability, low power dissipation and recursive signal recon-
struction etc. [5–7]. Thus, ASDM proved to be an
efficient implementation.
ASDM dynamic power consumption depends on the
resolution, alternatively on the switching activity. Minimum
switching activity leads to minimum power consumption.
So, to program the ASDM for minimum switching activity,* Correspondence: anita1711@yahoo.com
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hysteresis modulation with external control is implemented
in the proposed design. This approach improves Signal-to-
Noise Ratio (SNR) and Dynamic Range (DR) with reduced
power and area over reported implementations [8, 9]. Here,
we present the complete design implementation of a
resolution/power controllable and performance efficient
Programmable Asynchronous Modulator (PAM). IoT de-
vices like tiny sensors in thermostats, smoke detectors, en-
tries to a house, sensors on the bridges, moisture sensors in
a farm, mobile health monitors, or even cellphones are al-
most all battery-operated devices and spend most of their
time in sleep or off condition. Connectivity in IoT is a new
way of doing things, hence need to enable additional modes
of operation specifically deep-sleep modes need to enable
very fast shut down and wake-up time. So, PAM can prefer-
ably be used over sleep mode circuits having faster wake-
up times. With proposed modulator, the external control
over the ADC performance can be effectively used in ultra
low power analog interfaces getting popular with IoT.
The rest of the paper is structured as follows. Back-
ground in Section 2 gives the development with short
summary of reported ASDM literature. Section 3 presents
the Proposed Work. Section 4 explains the enhanced
ASDM architecture for the proposed PAM implementa-
tion. Section 5 provides the Principle of PAM operation.
The block level implementation of PAM with analysis is
presented in Section 6. Device level implementation with
analysis is discussed in Section 7. Results with power/per-
formance efficiency are presented in Section 8. The paper
is concluded in Section 9.
2 Background
Asynchronous Sigma-Delta ADC (ASD-ADC) develop-
ment is still an emergent research area. Dariusz Kos´
cielnik and Marek Mis´kowicz presented, ASD-ADC
implementation based on charge pump integrator
which uses the current sources with varying efficiency.
The presented model is not optimal either in terms of
the modulator performance, the energy consumption,
or possible circuit integration [7]. The MATLAB
model of ASD-ADC consisting of ASDM followed by
TDC is presented with simulation results by Tomislav
Matic, Tomislav Svedek and Davor Vinko in [10].
ASDM analysis using precision timer by Mohammad-
mehdi Kafashan, Sajjad Beygi, and Farrokh Marvasti
proved that SNR depends on iteration number and
timer precision [11]. Kazuki Kuribayashi, Kazuya Ma-
chida, and Yuji Toyama proposed the device level im-
plementation of ASDM by using current-mode circuits
to obtain a large dynamic range, while keeping the
node voltage variation as small as possible [12]. Over-
all ASDM is still in a developing stage.
To achieve the significant improvement in perform-
ance, merely few ASDM designs have been reported. In
context to the reduction of ADC activity and energy
consumption, we have already proposed the low-power
ASDM implementation with hysteresis control [9]. It
presents power-frequency-hysteresis analysis. It has
achieved noticeable power-saving due to reduced power
supply and bias currents. To modify the hysteresis,
Schmitt Trigger (ST) uses various current sources with
two switches. Implementation achieved maximum SNR
of 60 dB at 2 MHz with hysteresis of 0.02 V. Limited
SNR was attributable to nonidealities like: limited slew
rate due to integrator nonlinearity, limited dc gain, and
thermal noise due to switching activity. Also, the use of
multiple current sources with switches did not provide
energy/area efficient implementation in [9].
Considering these aspects, further, we proposed an im-
proved ASDM design by implementing the self-timed
quantizer for audio signals [13]. This ASDM scheme
uses novel ST with externally tunable hysteresis. It al-
lows the control on regenerative feedback current and
thus on hysteresis level. Depending on input signal
speed, we can externally set the resolution without cor-
rupting inband spectrum. Thus, it enables the control
on dynamic power consumption. This paper analyses
SNDR variation with control voltage and selection of op-
timized Over Cycling Ratio (OCR). Current work ex-
tends the design of [13] for frequency range up to
2 MHz and comprehensively presents the performance
analyses. The major problem of using multiple current
sources with switches is solved in the proposed design
by using externally variable control voltages.
3 Proposed Work
Here, we propose the complete design of a Programmable
Asynchronous Modulator (PAM) implementation on sys-
tem and device level; with power/performance analysis.
Design is based on asynchronous sigma-delta concept but
with a use of novel Current Regenerative Schmitt Trigger
(CRST). With irregular signals, depending on signal slope
or frequency; hysteresis can be programmed just by
adjusting the external control voltages. This is to gain the
control over regenerative feedback current and hence the
step size. Consequently, the resolution can be set to re-
duce the dynamic power consumption. Proposed design
makes it possible to program the ASDM even after fabri-
cation. It simply modulates hysteresis to improve the fre-
quency range and provide external control on dynamic
power. The graphical analysis for Signal-to-Noise and Dis-
tortion Ratio (SNDR), Dynamic Range (DR), and average
power consumption with hysteresis modulation is com-
prehensively presented. Performance is compared to the
reported literatures. The proposed improved design is
simple yet effective with a new concept implemented for
ASDM. Essentially, we enhanced the ASDM architecture
for the proposed PAM design.
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4 Enhanced ASDM architecture
Modulator converts an analog input signal into its single
bit digital representation before further signal processing
in subsequent digital systems. Depending on how these
functions are combined, different architectures can be
implemented with different requirements on each func-
tion [14]. Figure 1 shows the comparative noise-shaping
performance in synchronous and asynchronous modula-
tor architectures. In conventional discrete time modula-
tors, high-frequency noise aliases as in-band noise due
to sampling in the loop. Discrete time spectra repeat it-
self every fs/2. Alternatively, noise is continuous in
ASDM. It goes infinite after the switching frequency, but
after some harmonics, the spectrum can be neglected.
Continuous Time (CT) synchronous modulators need
external clock which has issues like jitter, additional
clock generator circuit and so needs additional area and
more power. These problems are not present in clock-
less asynchronous modulator architecture. Amplitude-
Time transformation is done with a self-generated limit
cycle which avoids quantization noise. The key advan-
tages of asynchronous modulators are: no clock jitter,
minimum analog circuits, noise shaping property, and
minimum power consumption. Asynchronous circuit
implementation also has added benefits of the statistical
properties of the input signal such as power spectral
density, bandwidth, and maximum signal amplitude [15].
So, we preferred a first order ASDM architecture.
Figure 2 shows the block diagram for first order
ASDM architecture which consists of loop filter as CT
integrator with ST [6]. Single-loop sigma delta modula-
tors offer an improved stability and linearity [16]. It per-
mits more aggressive noise shaping which results in an
improved accuracy and also eliminates the problem of
OSR setting compared to synchronous counterparts.
To achieve the field programmability for hysteresis/reso-
lution for the proposed PAM, we improved the ASDM
architecture of Fig. 2. This enhanced architecture is shown
in Fig. 3. We designed the Operational Transconductance
Amplifier (OTA) integrator and CRST to get
programmable hysteresis for resolution control and feed-
back to get an error signal. This architecture eliminates
multiple current sources with switches as in [8, 9] as well-
switched capacitor circuits as reported in the various prior
literatures. It gives the promise for an efficient perform-
ance with power saving. Proposed PAM implementation
provides the freedom for adjustment of resolution to the
designer for dynamic power optimization. The fundamen-
tal principle of operation for the proposed PAM design is
discussed in further section.
5 Principle of PAM operation
PAM uses a real-time asynchronous mechanism for en-
coding amplitude information into a time domain; since
time can be better resolved, especially in analog low-
voltage CMOS circuits. As shown in Fig. 4, quantizer
output z(t) switches from low to high if the integrator
output rises above the high reference voltage Vh and
switches from high to low if the integrator output drops
below the low reference voltage Vl. The analog signal is
losslessly encoded in the transition timings ti. This re-
sults in output with varying pulse width and period. The
analog pulse width is converted to quantized output z(ti)
as per the duty-cycle modulation principle [17].
Thus PAM converts input signal x(t) to square wave
output signal z(t), as per duty-cycle modulation
principle [17],
α tð Þ
T tð Þ ¼
x tð Þ þ 1
2
ð1Þ
Free running frequency takes its maximum value with
zero input signal known as the limit cycle frequency






where integrator has unity gain frequency fu, which is
followed by a CRST with hysteresis |h|. With reference
to Fig. 2, the amplitude information of the input signal
is related to time sequence ti ∈ I by [19],
Fig. 1 Comparison: effect of oversampling, noise shaping in synchronous
and asynchronous modulators [28]
Fig. 2 Block diagram: ASDM architecture [6]
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Z tiþ1
ti
xðtÞdt ¼−1i½−bðtiþ1−tiÞ þ 2κ:δ ð3Þ
where b, k , and δ are ASDM parameters. As shown in
Fig. 4, time moments ti related to the zero crossings of
z(ti) coincide with the error signal e(t) crossing the
hysteresis values h and –h. We used this principle to
implement the PAM circuit which is discussed in the
next section.
6 PAM implementation and analysis
Here, we propose an externally tunable hysteresis
controlled PAM as per shown in Fig. 3. Probably this
is the first reported ASDM implementation with
external user control; without external current sources
and switches. As in Fig. 3, PAM employs; OTA inte-
grator with bias circuit followed by a CRST with
external control voltages. Feedback provides an error
signal to the OTA integrator. OTA is preferred as it
provides higher gain with improved Input Common
Mode Range (ICMR).
Salient features of this user controlled modulator are:
(1) Various current sources and switches used in [8, 9]
have been replaced by the CRST with field program-
mability.
(2) If the design uses separate analog and digital power
supplies on chip, then one bit feedback DAC can be
avoided. So, due to compatibility, there is no need for
single-bit feedback DAC.
(3) Noise on the feedback voltages directly subtracts from
the input signal and thus improves the modulator’s
SNDR.
(4) Due to external tuning, it overcomes resolution
problems in analog low-voltage CMOS circuits
used for ADC.
(5) Field control on resolution and dynamic power con-
sumption is easily possible.
Overall, the proposed design becomes comparatively
simple, compact, and efficient with minimum power
consumption.
Fig. 3 PAM architecture: an enhanced ASDM architecture
Fig. 4 Duty cycle modulation principle [19]
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Further the proposed PAM design can be realized by
analysis for: amplitude-time conversion, upper and lower
bounds for pulse width, maximum limit cycle frequency,
hysteresis, average limit cycle frequency, modulation
depth, and the signal slope.
(a) Amplitude-Time conversion
Input amplitude x(ti) is converted to time αi (pulse
width), at output as z(ti) as in Figs. 2, 3, and 4. At
any instant ti, the signal on the output of the OTA
can be expressed as y(ti) [19]:




x tð Þ−z tð Þ½ dt ð4Þ
where y(t0) represents the OTA output at initial
instant t0.
Assume that at this initial instant, CRST is in the
state [y(t0) = − δ, z(t0) = − b], and then we can write





x tð Þ þ b½ dt ¼ δ ð5Þ
As the signal y(ti) on the integrator output increases
monotonically, the CRST switches to the state (δ, b)
at the instant ti= t1 > t0. OTA output y(ti) can be found





x tð Þ þ b½ dt ¼−δ ð6Þ
By dividing with b on both sides of (3) and





dt ¼ −1ð Þi − tiþ1−tið Þ þ 2κ:δb
 
ð7Þ
for all i, i∈ ℤ. Hence, the increasing time sequence
ti can be generated by an equivalent circuit with
integration constant k= 1 and a CRST with parameters
(δ/2, 1). Thus, modulator uses a simple version without
any loss of generality and equation (7) becomes
[19]:Z tiþ1
ti
x tð Þdt ¼ −1ð Þi δ− tiþ1−tið Þ½  ð8Þ
where δ measured in seconds. Thus, Eq. (8) maps
the amplitude information of the signal x(ti) into
the time sequence z(ti).
(b) Pulse Width: upper and lower bounds
As input is bounded in amplitude by x(ti) ≤ c, we
can find upper and lower time bounds for CRST
output z(ti). With x(t) = c and x(t) = − c in (5) and
(6), respectively, we get [20]:




The mean signal value xi of the input signal in the
ith time window (ti, ti + 1) [7]:
xi ¼ −1ð Þi 2κ:δtiþ1−tið Þ−b
 
ð10Þ
Thus, the amplitude information concerning the
mean input signal values xi in exacting time
window is encoded in the width of these windows.
(c) Maximum Limit Cycle Frequency (MLCF)
We get maximum frequency in the scheme with
zero input. We describe it as a maximum limit
cycle frequency (MLCF) of the PAM. Equation (9)
gives self-oscillation pulse width with c = 0 [7]:
Δtmin ¼ Δtmax ¼ 2κ:δb ¼ T ð11Þ
Since, self-oscillation period for z(t) is 2 T and hence







(d)MLCF and hysteresis analysis
The relationship between OTA integrator transfer
function HL(jω) and the hysteresis h for a PAM







Im HL jnωcð Þf g ¼ h ð13Þ
The frequency response of an OTA integrator with
the characteristic frequency ωp is given by:
HL jωð Þ ¼ 1jω=ωp ð14Þ





























(e) Average Limit Cycle Frequency (ALCF)
Limit cycle frequency alters with the amplitude of
the input signal [17]. For a non-zero input signal,
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the limit cycle frequency is lower than the value
which is given by (17). If a sinusoidal input signal
x(t) =Asin(2πfint) is applied, the MLCF as function
of time is given as [21]:
f cs ¼ 1−A2sin2 2πf in:t
  	
:f c ð18Þ
The Average Limit Cycle Frequency (ALCF) for the
sinusoidal signal x(t) is:













Thus the center frequency shifts as a function of
the amplitude of the modulation signal. The
ALCF f0 can be reduced by decreasing ωp and
increasing h as per (17) and (19). The lower
limit of f0 should be high enough to keep the
frequency components out of the band of
interest to avoid degradation of in-band SNR.
(f ) Maximum Modulation Depth (MMD)
Maximum Modulation Depth (MMD) of the PAM
defined as the ratio of the input signal maximum
absolute value c to the amplitude on the PAM
output b. The mean modulation depth in ith time
window is the ratio of mean input signal value xi to
the amplitude b on the output signal z(ti). We can
rewrite Eq. (9) as [7]:




where : η ¼ c=b; η ∈ ½0; 1Þ and ηi ¼ xi=b ð21Þ
(g) Signal Slope: Maximum rate of change of input
Practically, the maximum slope of the input signal
needs to be followed by the PAM. The limiting






where tpd is the loop propagation time. Setting of
tpd is an important design step for a PAM
implementation.
Thus for the proposed PAM design
implementation, all these analyses are considered.
We preferred a use of (12) as a key design
parameter. At the start, fc is set by selecting the
design parameters (k) for OTA and (δ, b) for CRST.
Further, (17) and (22) are used for setting of
hysteresis level to achieve the programmability.
Thus to achieve the control over resolution and
dynamic power even after the fabrication, we
implemented the novel CRST with external control
voltages. Device level implementation with analysis
is explained in the following section.
7 Circuit design with analysis
Proposed first order PAM includes external control on
hysteresis level to adapt the resolution (switching rate). It
is preferred to minimize the dynamic power consumption.
Number of transitions can be controlled by adjusting step
size and thus the control on resolution. Regenerative feed-
back current can be varied externally to tune the required
hysteresis level and thus the step size. We used CRST with
external control voltages for this purpose as shown in
Fig. 3. Hysteresis has been taken into account in the deter-
mination of the system behavior. Overall, the proposed
design significantly reduces the analog complexity. This
section presents the detail designs of PAM blocks for de-
vice level implementations.
A. Wide-swing folded-cascode OTA
Integrator leakage limits the gain and increases the
inband noise. The slew rate and bandwidth
limitations produce harmonic distortion reducing
the total SNDR [22]. Integrator determines the
overall noise and linearity of the PAM. As this is
the critical block due to nonidealities, design should
be effective in reducing the inband noise arising
from op-amp nonlinearity with low 1/f noise and
large swing.
The integrator implementations proposed in [8, 9]
have been replaced with wide-swing folded-cascode
OTA integrator in the present work. To achieve the
increased gain, we preferred the use of cascode
OTA. Folded topology improves the ICMR with
low supply voltage and also offers self compensa-
tion, good input common mode range, and the gain
of a two stage op-amp [23]. Folded cascode OTA
has a good PSSR compared to the two stage op-
amp, because OTA is compensated with the load
capacitance. A major advantage is positive Com-
mon Mode Range (CMR) extends beyond VDD
while the negative CMR is limited by minimum
voltage across the input differential amplifier.
Wide-swing folded-cascode OTA extends CMR
up to power supply rails [24]. Hence, we propose
wide-swing folded-cascade OTA for this
implementation.
The most serious influence of low voltage power
supplies on the input stage of the op-amp is
ICMR which needs to be set at the center of
power supplies. The solution to this problem is
to use both n-channel and p-channel differential
input stages in parallel. With this topology,
minimum value of VDD remains same as for a
single differential input stage but gets extended
ICMR at the center of power supplies. Thus, it
improves ICMR without increasing VDD [23]. We
estimated the OTA targets, for the specified
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Band-Width (BW) and maximum possible Dy-
namic Range (DR). We preferred to design the
OTA with dc gain up to 70 dB, phase margin
below 600 with slew rate 4 V/μs, and DR above
90 dB with maximum SNDR.
Bias circuit (not shown here) is designed for n and
p-channel differential stages to provide the widest
possible operating range. Bias voltage is applied to
the circuit depending on which stage is “ON”. De-
sign is implemented for minimum channel lengths
with proper biasing currents to achieve the mini-
mum settling time. Figure 5 shows OTA circuit
implementation.
An integrator is realized as a first order low-pass fil-
ter with the transfer function (14). ALCF increases
with characteristic frequency ω of a low pass filter,
which further improves the in-band SNR. This is for
the reason that the distortion components shift out
of the band of interest for higher frequencies.
B. CRST with varying hysteresis
As the proposed PAM follows low-frequency signals,
the comparator output should reject high-frequency
noise variations near the threshold points. Hysteresis
is added to the comparator for the performance im-
provement [23] as shown in Fig. 6b.
Single-ended ST hysteresis is set by device
dimensions, process parameters, supply voltage
and varies with process conditions [13]. ST with
tunable hysteresis overcomes these issues. So,
here, we propose use of Current Regenerative
Schmitt Trigger (CRST) with external tuning
which will allow the control over the PAM
performance. CRST circuit implementation is
shown in Fig. 7. CRST analysis is discussed
below.
If vþin ¼ V in þ ΔV in and
v−in ¼ V in − ΔV in
ð23Þ
Then iD1 ¼ ID − ΔID and
iD2 ¼ ID þ ΔID
ð24Þ
where ID is the current of M1,2 when v
þ
in ¼ v−in
¼ V in. The increase of iD2 will cause the iD3 and
iD5 to rise. Also, the decrease of iD1 will cause
the iD4 and iD6 to drop. Because iD3 = (iD2 − iD6)
and iD4 = (iD1 − iD5), so iD3 will further increase
Fig. 5 OTA circuit implementation for PAM
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and iD4 will decrease. Thus, the current mirrors




and iD8 ¼ ðW=LÞ8ðW=LÞ4
iD4 ð26Þ
So, iout = (iD10 − iD8) increases. This output
current will charge the output node capacitor
and sets output voltage to logic high (logic 1).
Similarly if vþin ¼ V in − ΔV in and
v−in ¼ V in þ ΔV in
ð27Þ
Then, iout will decrease and discharges the output
node capacitor to set output voltage to logic low
(logic 0). Practically CRST implementation shows
three schemes as explained below from [13, 25].
Scheme I: without regenerative current feedback
As iD5 = iD6 = 0, we have iD1 = iD4 and iD2 = iD3 then
[13, 25]:















; where i ¼ 1; 2
ð28Þ
Fig. 7 CRST circuit implementation for PAM
Fig. 6 a Comparator response to a noisy input. b Comparator response
to a noisy input when hysteresis is added [23]
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From (28), with vþin ¼ v−in ¼ vin and perfect device
matching, i.e., for k1 = k2 the currents iD3 and i4
become equal. It simply shows that with exactly the
same input voltages, switching occurs without any
regenerative current feedback.
Scheme II: with regenerative current feedback
With regenerative current feedback, i.e., if iD5, iD6 ≠
0, then (28) modifies to [13, 25]:


























The second term in (29) gives the shift of the
switching voltage due to regenerative current
feedback. This shift of the switching voltage
gives rise to hysteresis. Hence, by varying the
feedback currents iD5 and iD6, the hysteresis
can be set.
Scheme III: with variable regenerative current
feedback
In scheme II, the hysteresis can be adjusted by
changing the widths of feedback transistors M5 and
M6. To make it possible to vary the hysteresis even
after fabrication, transistors M12 and M13 are added
as voltage-controlled current sources in parallel
Fig. 8 Layout design: (a) OTA, (b) bias circuit
Fig. 9 CRST layout design
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with M5 and M6, respectively, to externally change
the currents iD5 and iD6. Currents through M12 and
M13 are controlled by external voltage sources Vc1
and Vc2. This modifies (29) to [13, 25]:


























Thus from (30), it is clear that: simply by varying
the control voltages, it is possible to vary the
regenerative feedback current and hence the
hysteresis. This is the major advantage of the
scheme III compared to scheme I and scheme II.
Here, we preferred to employ the scheme III for the
proposed PAM design, as it offers the freedom of
regenerative feedback current programmability.
Consequently, the use of CRST, makes it promising
to modulate the hysteresis and alternatively control
the switching rate of a PAM system for dynamic
power saving. CRST implementation for the
proposed PAM is shown in Fig. 7.
C. PAM implementation
PAM has been implemented with external hysteresis
programmability as shown Fig. 3. The OTA integrator
is designed to achieve the maximum possible SNDR.
CRST is designed with minimum propagation delay
and user flexibility of hysteresis tuning.
Proposed PAM design has been implemented with
CMOS analog technology in Cadence Spectre Design
Systems with 1.2 V of VDD. The designs are analyzed
in Virtuoso Analog Design Environment. Layout
areas for various blocks are as per OTA in Fig. 8a,
bias circuit in Fig. 8b, and CRST in Fig. 9. PAM
performance is discussed in the following section.
8 Results with discussion
PAM is tested on block and system level with Cadence
Virtuso. OTA integrator and CRST blocks are also tested
for individual performances. Proposed PAM is tested on
system level for pulse width variation, average power per-
formance w.r.t. frequency and hysteresis, SNDR and DR.
First Block: Result in Table 1 show that OTA meets
the targeted design specifications. Further, OTA has set-
tling time of 0.91 μs which improves the modulator
speed. Slew rate and speed is much better than the speed
of modulators with switched capacitor implementations
in [26, 27].
Second block: CRST propagation delay is observed for
differential input changes. It shows linear decrease in delay
time with increase in differential input. As shown in Fig. 10,
linear response is observed till 1.1 V. Further hysteresis
width deviation was studied w.r.t. variations in drain




Settling Time 0.91 μs
Slew Rate 3.7 V/μs
Fig. 10 CRST propagation delay
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currents of transistors M12 and M13 of Fig. 7. Control on
these drain currents is through variable control voltages Vc1
and Vc2. It is observed that hysteresis width increases with
increase in regenerative feedback current. Thus, in particu-
lar, CRST hysteresis is the function of the control voltages.
System level PAM design: It is characterized by: hyster-
esis width, signal slope, pulse width α, Maximum limit cycle
frequency MLCF, power consumption, SNDR, and DR. For
the simulation, sinusoidal analog input signal is preferred.
PAM converts analog input into single bit digital output.
Figure 11 illustrates the deviation in output pulse width
with control voltage variations. Analysis proves the de-
pendence of output pulse width on hysteresis and thus on
control voltages. It is also observed that PAM follows the
duty cycle modulation principle as (1). Figure 11 shows
the example for variation pulse width α with control
voltage. It is observed that pulse width αi varies linearly
with control voltage. Using (9) pulse width is calculated
and compared with observed pulse width at various con-
trol voltages and up to 95 % of VDD. Calculated and ob-
served pulse widths are matching for control voltage
variation from 100 mV to 600 mV, with 0.15 % error.
The PAM average power consumption at various hys-
teresis levels is shown in Fig. 12. Since the average
power consumption is the function of switching rate, the
increased input frequency increases the switching activ-
ity. It is observed that the power consumption in PAM
reduces by average 21 %, over frequency reduction from
2 MHz to 100 KHz. At lower frequencies the switching
power reduces due to reduction in effective switching
rate. Figure 12 also demonstrates that switching activity
can also be reduced by increasing the hysteresis level at
any given frequency. By increasing hysteresis from 0.02
to 0.11 V, power reduction of 32 % is obtained at 2 MHz
and 24 % is obtained at 100 KHz.
Table 2 illustrates the comparative numerical analysis of
the current work with [8, 9] at 2 MHz. Current work rela-
tively shows noticeable power reduction, as the various
current sources and the switches are avoided. Figure 13
represents the graphical comparison of a PAM with refer-
ence [9], for average power consumption at 1 MHz and
Table 2 Comparison average power at 2 MHz frequency
Hysteresis
V







0.02 2.17 0.442 0.280
0.09 1.8 0.304 0.230
0.11 – 0.301 0.212
Fig. 11 Pulse width variation w.r.t control voltage
Fig. 12 Average power verses frequency plots at various hysteresis
levels ( h in V )
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Fig. 13 Comparison: average power consumption at 1 MHz
Fig. 14 Graphical comparison for average power consumption at various frequencies and hysteresis: (a) reference [9], (b) current work
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various hysteresis levels. The proposed design achieves
average 30 % power saving as compared to [9]. Relatively
average 87 % power reduction was observed with increase
in hysteresis from 0.02 to 0.09 V as compared to [8]
(0.6 μm technology). Also, 3D graphical representation for
average power consumption at various frequencies with
hysteresis control is shown in Fig. 14a and b. Noticeable
power reduction can be observed with proposed design
compared to [9]. It is apparent that PAM power con-
sumption can be controlled by tuning the hysteresis
till least possible switching frequency which will result
in maximum dynamic power saving. Low-resolution
low-power mode is employed for observing the signal.
As soon as the activity above threshold is detected,
the PAM can be switched to high-resolution high-
power mode. Soon after data collection, the PAM can
again be switched to low-power low-resolution mode.
Maximum power consumption of only 280 μW is
observed with proposed PAM implementation.
With the proposed PAM, better SNDR with in-
creased control voltage is achievable because of the
enhanced regenerative current. Design [8] achieved
the SNR below 30 dB. Comparatively, the proposed
PAM attains much higher SNDR. Figure 15 shows the
SNDR variation with input amplitude of 2 MHz at
various control voltages. It indicates maximum 96 dB
DR and 115 dB SNDR. Modulator exhibits Effective
Number Of Bits (ENOB) as 18.81 and Figure of Merit
(FoM) 0.15 fJ/conversion step.
Thus, the proposed modulator indicates compara-
tively better design with reduced power and efficient
performance. Field programmability for resolution of
the modulator is successfully achieved due to the
tuning of hysteresis with external control voltages.
Consequently, the PAM is useful for the converters
demanding better DR with high SNDR and extended
battery life.
9 Conclusions
The design of resolution/power controllable Asynchro-
nous Sigma-Delta Modulator (ASDM) is successfully
presented. Externally variable Current Regenerative
Schmitt Trigger (CRST) is used to control the hysteresis,
hence the switching rate and the resolution. It is
achieved with externally variable control voltages of
CRST. It is also possible to set the limit cycle frequency
and resolution depending on the input signal slope,
without corrupting the inband spectrum. This modula-
tor is novel, as it is able to trade off power with reso-
lution in converters. Proposed optimized Programmable
Asynchronous Modulator (PAM) comprehensively re-
ports the field programmability of ASDM. Results
proved that the design is compact and power/perform-
ance efficient. The proposed improved design is simple
yet effective with a new concept implemented for
ASDM. It can be a better solution over the sleep-mode
circuits with faster wake-up times. Due to its off-chip
dynamic power control feature, PAM is attractive for
battery-operated IoT devices which uses ADC to achieve
power optimization.
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